Abstract: In renewable energy generation applications, phase locked loop (PLL) is one of the most popular grid synchronization technique. The main objective of PLL is to rapidly and precisely extract phase and frequency especially when the grid voltage is under non-ideal conditions. This motivates the recent development of moving average filters (MAFs) based PLL in a quasi-type-1 system (i.e., QT1-PLL). Despite its success in certain applications, the transient response is still unsatisfactory, mainly due to the fact that the time delay caused by MAFs is still large. This has significantly limited the utilization of QT1-PLL, according to common grid codes such as German and Spanish grid codes. This challenge has been tackled in this paper. The basic idea is to develop a new hybrid filtering stage, consisting of adaptive notch filters (ANFs) and MAFs, arranged at the inner loop of QT1-PLL. Such an idea can greatly improve the transient response of QT1-PLL, owing to the fact that ANFs are utilized to remove the fundamental frequency negative voltage sequence (FFNS) component while other dominant harmonics can be removed by MAFs with a small time delay. By applying the proposed technique, the settling time is reduced to less than one cycle of grid frequency without any degradation in filtering capability. Moreover, the proposed PLL can be easily expanded to handle dc offset rejection. The effectiveness is validated by comprehensive experiments.
Introduction
With the development of renewable energy system, PLL is widely used in most of grid-connected power converter applications owing to its simple structure [1] . Synchronous-reference-frame based PLL (SRF-PLL) is a standard PLL in three-phase grid connected applications, as shown in Figure 1 . Since the open-loop transfer function of its model has two poles at the origin, SRF-PLL can be treated as a type-2 PLL (a type-N system has N poles at origin). When grid voltages are unpolluted, SRF-PLL can provide zero phase-error under phase jump and frequency deviation [2, 3] . However, its phase-tracking performance degrades under non-ideal grid conditions owing to the existence of disturbances voltage components such as FFNS component and harmonics [4] . This motivates the work [5] to integrate low-pass filters into SRF-PLL, together with moving average filter (MAF) or delay signal cancellation (DSC) operator, to attenuate disturbances. Despite its success in completely removing harmonics, it incurs significant degradation of the dynamic performance. This has significantly limited its applications due to the restriction of common grid codes such as German and Spanish grid codes [6, 7] . In recent years, many PLLs were developed to make improvements in phase tracking performance. Some type-2 PLLs, such as multiple complex-coefficient-filter-based PLL (MCCF-PLL) [8] , dual second-order generalized integrator based PLL (DSOGI-PLL) [9] and multiple reference frame based PLL (MRF-PLL) [10] , provide a higher bandwidth by using hybrid filtering but high order harmonics cannot be totally removed. Although some MAF and DSC based hybrid filtering stage can solve this problem, the time delay induced by MAF or DSC is large. In Reference [11] , a differential MAF-PLL (DAMF-PLL) was proposed. Although the window length (Tω) of its MAF is narrowed, the settling time is still over one cycle, which can hardly satisfy the requirements in some grid code [12, 13] . Recently, a novel PLL structure with rapid transient response was proposed in Reference [14] , which is named quasi-type-1 PLL (QT1-PLL). Some advanced PLLs also improve their dynamic performance by using QT1 structure. But the filtering capability of these existing quasi-type-1 structure based PLLs is still unsatisfactory. A brief literature review related to some advanced PLLs mentioned above is given in section II.
To tackle the above technical challenge, this paper develops a new hybrid filtering stage, consisting of adaptive notch filters (ANFs) and MAFs, arranged at the inner loop of QT1-PLL. Such an idea can reduce the settling time of QT1-PLL, because ANFs are employed to eliminate the FFNS while other dominant harmonics can be removed by MAFs with a narrowed window length. By using the proposed method, the convergence time is reduced to a short time within one grid period without any degradation in filtering capability. The propose method is motivated from [11] . Moreover, compared with author's other two papers [15, 16] , besides the main difference in filtering technique, this paper also studies the digital implementation of the proposed method in more detail. The computational burden is evaluated and the adaptive implementation of MAFs is also discussed. On the contrary, lacking this part of the discussion [15, 16] , it is difficult to implement in a practical embedded system.
Our contribution is as follows.
• A novel hybrid filtering stage with narrowed Tω of MAFs is proposed, which can remove dominant disturbances completely without degrading the dynamic performance.
•
In conventional QT1-PLL, only phase margin (PM) is considered in design procedure [14] . In this paper, the settling times under two adverse grid conditions are directly taken into account in design guidelines. In addition, PM does not decrease yet.
To validate the effectiveness of the proposed method, a comprehensive experimental study is performed which considers many cases such as phase and frequency change, voltage sag and harmonic polluted grid voltages. The results show that the transient behavior lasts for nearly one grid period. Compared with QT1-PLL, the settling time is reduced by nearly 40%, which makes it fulfill the stringent transient response requirement in most grid standard [6, 7] .
• As a byproduct, the proposed PLL can also handle dc offset by using two more ANFs. It is examined under dc offset injection condition. This advantage is confirmed by comparative experiments.
Literature review is presented in Section 2. The suggested hybrid filtering technique and PLL is introduced and analyzed in detailed in Section 3. The mathematical modeling of the proposed PLL is derived in Section 4. Section 4 also provides parameter design guidelines and evaluates the stability of open-loop system. In Section 5, comparative experiments are implemented to validate performance of the proposed method. In recent years, many PLLs were developed to make improvements in phase tracking performance. Some type-2 PLLs, such as multiple complex-coefficient-filter-based PLL (MCCF-PLL) [8] , dual second-order generalized integrator based PLL (DSOGI-PLL) [9] and multiple reference frame based PLL (MRF-PLL) [10] , provide a higher bandwidth by using hybrid filtering but high order harmonics cannot be totally removed. Although some MAF and DSC based hybrid filtering stage can solve this problem, the time delay induced by MAF or DSC is large. In Reference [11] , a differential MAF-PLL (DAMF-PLL) was proposed. Although the window length (T ω ) of its MAF is narrowed, the settling time is still over one cycle, which can hardly satisfy the requirements in some grid code [12, 13] . Recently, a novel PLL structure with rapid transient response was proposed in Reference [14] , which is named quasi-type-1 PLL (QT1-PLL). Some advanced PLLs also improve their dynamic performance by using QT1 structure. But the filtering capability of these existing quasi-type-1 structure based PLLs is still unsatisfactory. A brief literature review related to some advanced PLLs mentioned above is given in Section 2.
• A novel hybrid filtering stage with narrowed T ω of MAFs is proposed, which can remove dominant disturbances completely without degrading the dynamic performance.
Literature review is presented in Section 2. The suggested hybrid filtering technique and PLL is introduced and analyzed in detailed in Section 3. The mathematical modeling of the proposed PLL is derived in Section 4. Section 4 also provides parameter design guidelines and evaluates the stability of open-loop system. In Section 5, comparative experiments are implemented to validate performance of the proposed method.
Literature Review
To achieve a satisfactory performance under adverse conditions, many advanced PLLs were suggested recently. Almost all these PLLs evolved from SRF-PLL. According to control structure, a general classification of some typical advanced PLLs is depicted in Figure 2 . All of these PLLs, except MAF-PLL and QT1-PLL, use hybrid filter based on low pass filter (LPF) or MAF. 
To achieve a satisfactory performance under adverse conditions, many advanced PLLs were suggested recently. Almost all these PLLs evolved from SRF-PLL. According to control structure, a general classification of some typical advanced PLLs is depicted in Figure 2 . All of these PLLs, except MAF-PLL and QT1-PLL, use hybrid filter based on low pass filter (LPF) or MAF. To achieve a better performance, LPF-based hybrid filtering stage is employed in many advanced PLLs, such as MCCF-PLL [8] , DSOGI-PLL [9] and MRF-PLL [10] . The hybrid filtering stage, which are usually arranged at the front of Park transformation, can be divided into two parts. One part is responsible for eliminating FFNS, which can be considered as a notch filter. Another, act as a LPF, is used to reject other dominant harmonics. Although the bandwidth of these PLLs open-loop system becomes higher, high order harmonics still remain owing to the usage of LPFs. MAFs and DSCs can be adopted to overcome this disadvantage. They can act as ideal filters to remove harmonic disturbance completely. Nevertheless, the transient behavior is slowed down by time delays of MAFs and DSCs [17] . MAF-based hybrid filtering technique is also developed in recent years. It makes MAF can fulfill disturbances rejection requirement with a narrowed Tω. In Reference [11] , DMAF-PLL is successful in reducing Tω. However, a big deviation of frequency estimation occurs under a phase step change condition owing to the differential proportional component, which may bring about an unexpected tripping operation in some power generation applications [18, 19] .
Another approach to improve PLL's transient performance is to reduce the type of a PLL system. In Reference [20] , a hybrid type-1/type-2 PLL with a so-called reconstructor unit was proposed. This PLL performs as a type-1 PLL under normal grid condition. When grid frequency is off-nominal, the reconstructor is activated to make the system behave as a type-2 system. Owing to this variable-structure, this hybrid type1/2 PLL provides a fast response. Motivated by [20] , QT1-PLL was proposed in Reference [14] . The block scheme of QT1-PLL is depicted in Figure 3 . Unlike type-2 PLL structure, QT1-PLL has a feed-forward control path. It makes QT1-PLL similar to type-1 PLL structure. However, from the control viewpoint, it is actually a type-2 system. Compared with MAF-PLL, it not only provides almost same filtering capability but also achieves less settling time under a frequency step change condition. Although the disturbance rejection capability is not better than that of MAF-PLL when grid frequency drifts, it can be simply solved by making the MAFs' window length adaptive adjust with grid frequency. To expand its application conditions, a hybrid filter based PLL named HPLL was proposed in Reference [21] . Its filtering stage consists of DSCs and MAFs. With the employment of DSCs, HPLL offers a dc-offset filtering capability for QT1-PLL. The disadvantage of QT1-PLL and HPLL is the large delay in MAFs and DSCs. It is a common defect of many MAF/DSC based PLLs. In Reference [22] , a novel-type-1 PLL (NT1-PLL) implemented in QT1-PLL structure is proposed. Its filtering stage act as same as that in MCCF-PLL. Although NT1-PLL provides a much better dynamic performance, the utilization of LPF makes its To achieve a better performance, LPF-based hybrid filtering stage is employed in many advanced PLLs, such as MCCF-PLL [8] , DSOGI-PLL [9] and MRF-PLL [10] . The hybrid filtering stage, which are usually arranged at the front of Park transformation, can be divided into two parts. One part is responsible for eliminating FFNS, which can be considered as a notch filter. Another, act as a LPF, is used to reject other dominant harmonics. Although the bandwidth of these PLLs open-loop system becomes higher, high order harmonics still remain owing to the usage of LPFs. MAFs and DSCs can be adopted to overcome this disadvantage. They can act as ideal filters to remove harmonic disturbance completely. Nevertheless, the transient behavior is slowed down by time delays of MAFs and DSCs [17] . MAF-based hybrid filtering technique is also developed in recent years. It makes MAF can fulfill disturbances rejection requirement with a narrowed T ω . In Reference [11] , DMAF-PLL is successful in reducing T ω . However, a big deviation of frequency estimation occurs under a phase step change condition owing to the differential proportional component, which may bring about an unexpected tripping operation in some power generation applications [18, 19] .
Another approach to improve PLL's transient performance is to reduce the type of a PLL system. In Reference [20] , a hybrid type-1/type-2 PLL with a so-called reconstructor unit was proposed. This PLL performs as a type-1 PLL under normal grid condition. When grid frequency is off-nominal, the reconstructor is activated to make the system behave as a type-2 system. Owing to this variable-structure, this hybrid type1/2 PLL provides a fast response. Motivated by [20] , QT1-PLL was proposed in Reference [14] . The block scheme of QT1-PLL is depicted in Figure 3 . Unlike type-2 PLL structure, QT1-PLL has a feed-forward control path. It makes QT1-PLL similar to type-1 PLL structure. However, from the control viewpoint, it is actually a type-2 system. Compared with MAF-PLL, it not only provides almost same filtering capability but also achieves less settling time under a frequency step change condition. Although the disturbance rejection capability is not better than that of MAF-PLL when grid frequency drifts, it can be simply solved by making the MAFs' window length adaptive adjust with grid frequency. To expand its application conditions, a hybrid filter based PLL named HPLL was proposed in Reference [21] . Its filtering stage consists of DSCs and MAFs. With the employment of DSCs, HPLL offers a dc-offset filtering capability for QT1-PLL. The disadvantage of QT1-PLL and HPLL is the large delay in MAFs and DSCs. It is a common defect of many MAF/DSC based PLLs. In Reference [22] , a novel-type-1 PLL (NT1-PLL) implemented in QT1-PLL structure is proposed. Its filtering stage act as same as that in MCCF-PLL. Although NT1-PLL provides a much better dynamic performance, the utilization of LPF makes its filtering stage unable to completely remove high order harmonics disturbance. Consequently, phase-error of NT1-PLL still exists under distorted grid conditions.
A performance comparison between some of typical PLLs mentioned above is listed in Table 1 . As discussed above, the transient behaviors of most of type-2 PLLs and MAF/DSC based PLLs are slow. The quasi-type-1 structure shows its advantage in dynamic performance. 
The Hybrid Filtering Stage and Proposed PLL
To reduce the settling time of PLLs as small as possible, a hybrid cascaded filtering stage is incorporated into QT1-PLL structure. The window length of MAFs is narrowed. The proposed PLL enhances the advantage of QT1-PLL in dynamic performance.
The Proposed PLL
The scheme of QT1-PLL structure is depicted in Figure 3 In three-phase grid applications, unbalanced grid voltages can be decomposed into FFPS, FFNS and non-triplen odd harmonic sequences [22] . Since these dominant disturbances in αβ-frame turn to be even harmonics in dq-frame after using Park transformation [23, 24] , frequency of the lowest order harmonic which is FFNS component turns to be −100 Hz. FFPS turns to be DC components. Thus, Tω of MAF is selected to be half a cycle (0.01 s for 50 Hz grid) in QT1-PLL. Table 2 lists the dominant component in the most practical conditions [25] . Since these components represent grid voltage vectors, some of their signs are negative to represent that the negative sequence vectors rotate in counterclockwise direction. … −600 −300 −100 0 300 600 … 
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The scheme of QT1-PLL structure is depicted in Figure 3 In three-phase grid applications, unbalanced grid voltages can be decomposed into FFPS, FFNS and non-triplen odd harmonic sequences [22] . Since these dominant disturbances in αβ-frame turn to be even harmonics in dq-frame after using Park transformation [23, 24] , frequency of the lowest order harmonic which is FFNS component turns to be −100 Hz. FFPS turns to be DC components. Thus, T ω of MAF is selected to be half a cycle (0.01 s for 50 Hz grid) in QT1-PLL. Table 2 lists the dominant component in the most practical conditions [25] . Since these components represent grid voltage vectors, some of their signs are negative to represent that the negative sequence vectors rotate in counterclockwise direction. Figure 4 illustrates the block scheme of the proposed PLL. ANFs are embedded into QT1-PLL. All disturbances are filtered by the proposed hybrid filtering stage in dq-frame. ANFs are utilized to eliminate −100Hz FFNS. The rest of harmonics (±300 Hz, ±600 Hz, etc.) are removed by MAFs. Since the lowest harmonic order turns to be ±6 (±300 Hz components) rather than −2 (−100 Hz component) in QT1-PLL, T ω of MAF is reduced to be 0.0033 s (1/6 grid cycle).
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Hybrid Cascaded Filtering Stage
As introduced above, the proposed filtering stage is composed of ANFs and MAFs. It can provide an ideal filtering capability and improve the dynamic performance. To achieve this goal, the parameters in the hybrid filtering stage needs to be properly designed in this part.
Since Tω of MAFs is already set to be 0.0033 s as mentioned above, ANF is the only component to be designed, which is written as
where ξ is the damping factor and ω is the estimation of grid frequency. For a 50 Hz power system under normal condition, ω equals to 2π50 rad/s. Figure 5 shows the bode plot of ANF part of filtering stage with different values of ξ. It is observed that FFNS (−100 Hz) component is eliminated and FFPS (0 Hz) remains without any change in magnitude or phase. ξ is determined by step response simulations of ANF(s). The results are depicted in Figure 6 . A trade-off is made between the transient response and peak deviation. Therefore, ξ is selected to be 0.7. Since ANF is an adaptive filter and its notch frequency depends on the ω , the frequency adaptive structure of ANF is necessary and depicted in Figure 7 . 
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Then, the proposed hybrid filtering stage can be expressed as 
where ξ = 0.7 and Tω = 0.0033 s. Figure 8 depicts the frequency characteristic of H(s). Observing Figure 8 , H(s) has a unity gain and zero phase shift at 0 Hz. It means H(s) has no impact on FFPS in dq-frame. H(s) also provides zero gain at frequencies of the dominant disturbances (−100 Hz, ±300 Hz, ±600 Hz, etc.). The dominant disturbances listed in Table 2 can be totally removed by the proposed hybrid filtering stage. As studied in many literature [26, 27] , the MAF can be expressed as
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where ξ = 0.7 and T ω = 0.0033 s. Figure 8 depicts the frequency characteristic of H(s). Observing Figure 8 , H(s) has a unity gain and zero phase shift at 0 Hz. It means H(s) has no impact on FFPS in dq-frame. H(s) also provides zero gain at frequencies of the dominant disturbances (−100 Hz, ±300 Hz, ±600 Hz, etc.). The dominant disturbances listed in Table 2 can be totally removed by the proposed hybrid filtering stage. 
Proposed Hybrid Filter with DC Offset Rejection Capability
In some cases, with DC injection from power converters or A/D conversion, DC offset may present at the input of PLL. If DC offset rejection is required and necessary in some applications, an ANF designed to remove DC offset can be included in the inner loop of the proposed method. The DC offset occurs as −50Hz voltage sequence vector in dq-frame. Hence, the ANF used for DC offset removal is expressed as 
The whole hybrid filtering stage with ANFdc can be written as 
where ξ is also 0.7. The frequency response of Hdc(s) is illustrated in Figure 9 . It shows that Hdc(s) can completely remove −50 Hz voltage sequence caused by dc offset and other disturbance components listed in Table 2 . 
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where ξ is also 0.7. The frequency response of H dc (s) is illustrated in Figure 9 . It shows that H dc (s) can completely remove −50 Hz voltage sequence caused by dc offset and other disturbance components listed in Table 2 . 
Small-Signal Modeling and Design Procedure
Based on a small-signal model, parameters design procedures are suggested in Section 4. The transient response under two abnormal conditions are the key factors concerned in the procedure. The stability analysis is also presented in this section.
Small-Signal Model
Since the filtering stage of QT1-PLL and the proposed PLL is the major difference, the model of the proposed method can be simply obtained from that of QT1-PLL (as shown in Figure 10 ) [14] , by substituting H(s) for MAF. The small-signal model of the proposed PLL is shown in Figure 11 . D(s) represents all disturbances. To be brief, the detailed derivation of the model is not presented. A simulation is implemented in Section 3 to assess the modeling accuracy. 
Small-Signal Modeling and Design Procedure
Small-Signal Model
Parameter Design Guidelines
As already mentioned above, the parameters in the proposed hybrid filter, Tω and ξ are already selected to be 0.0033 s and 0.7, respectively. Therefore, only k is left to be designed.
Applying block diagram algebra to Figure 11 , a simplified small-signal model is achieved in Figure 12 , which is a typical close-loop system. Its open-loop transfer function is
The phase tracking error transfer function is 
where θe(s) represents phase error. In response to a phase jump (Δθ), phase-error can be expressed in s-domain as 
In response to a frequency jump (Δω), phase-error is 
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The phase tracking error transfer function is
where θ e (s) represents phase error. In response to a phase jump (∆θ), phase-error can be expressed in
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To provide a rapid transient response under both phase and frequency jump conditions, the settling time is examined by applying inverse Laplace transform to phase-error. As a function of k, the
variations of 2% settling time for phase jump (solid line) and frequency jump (dashed line) are depicted in Figure 13 . It is obvious that choosing k to be 150 is an optimal value considering both conditions. To provide a rapid transient response under both phase and frequency jump conditions, the settling time is examined by applying inverse Laplace transform to phase-error. As a function of k, the variations of 2% settling time for phase jump (solid line) and frequency jump (dashed line) are depicted in Figure 13 . It is obvious that choosing k to be 150 is an optimal value considering both conditions. Since all the parameters are given, the open-loop bode diagram is depicted in Figure 14 . PM of the proposed PLL and QT1-PLL is 45.3 degree and 44.8 degree, respectively. It is enough to ensure their stability. Compared with QT1-PLL, the crossover frequency of the suggested PLL is bigger. It also illustrates that all dominant disturbance components listed in Table 2 can be eliminated, completely. When dc offset exists in grid voltages and is required to be eliminated in some applications, Hdc(s) is recommended for this task, which is proposed in the previous section. The design To provide a rapid transient response under both phase and frequency jump conditions, the settling time is examined by applying inverse Laplace transform to phase-error. As a function of k, the variations of 2% settling time for phase jump (solid line) and frequency jump (dashed line) are depicted in Figure 13 . It is obvious that choosing k to be 150 is an optimal value considering both conditions. Since all the parameters are given, the open-loop bode diagram is depicted in Figure 14 . PM of the proposed PLL and QT1-PLL is 45.3 degree and 44.8 degree, respectively. It is enough to ensure their stability. Compared with QT1-PLL, the crossover frequency of the suggested PLL is bigger. It also illustrates that all dominant disturbance components listed in Table 2 can be eliminated, completely. When dc offset exists in grid voltages and is required to be eliminated in some applications, Hdc(s) is recommended for this task, which is proposed in the previous section. The design Since all the parameters are given, the open-loop bode diagram is depicted in Figure 14 . PM of the proposed PLL and QT1-PLL is 45.3 degree and 44.8 degree, respectively. It is enough to ensure their stability. Compared with QT1-PLL, the crossover frequency of the suggested PLL is bigger. It also illustrates that all dominant disturbance components listed in Table 2 can be eliminated, completely. To provide a rapid transient response under both phase and frequency jump conditions, the settling time is examined by applying inverse Laplace transform to phase-error. As a function of k, the variations of 2% settling time for phase jump (solid line) and frequency jump (dashed line) are depicted in Figure 13 . It is obvious that choosing k to be 150 is an optimal value considering both conditions. Since all the parameters are given, the open-loop bode diagram is depicted in Figure 14 . PM of the proposed PLL and QT1-PLL is 45.3 degree and 44.8 degree, respectively. It is enough to ensure their stability. Compared with QT1-PLL, the crossover frequency of the suggested PLL is bigger. It also illustrates that all dominant disturbance components listed in Table 2 can be eliminated, completely. When dc offset exists in grid voltages and is required to be eliminated in some applications, Hdc(s) is recommended for this task, which is proposed in the previous section. The design When dc offset exists in grid voltages and is required to be eliminated in some applications, H dc (s) is recommended for this task, which is proposed in the previous section. The design procedure is similar to the design guidelines mentioned above. For the sake of brevity, it is not presented here. According to Figure 15 , k can be chosen to be 76. 5 . The corresponding open-loop bode diagram is depicted in Figure 16 . DC component (50 Hz component in dq-frame) is removed by the proposed method. The phase margin is 31 degrees at 32.5 Hz, which illustrates that the system is stable. Compared with QT1-PLL, the bandwidth is bigger. procedure is similar to the design guidelines mentioned above. For the sake of brevity, it is not presented here. According to Figure 15 , k can be chosen to be 76. 5 . The corresponding open-loop bode diagram is depicted in Figure 16 . DC component (50 Hz component in dq-frame) is removed by the proposed method. The phase margin is 31 degrees at 32.5 Hz, which illustrates that the system is stable. Compared with QT1-PLL, the bandwidth is bigger. 
Assessment of Small-Signal Model
To assess the accuracy of the small-signal model, a simulation is carried out under phase jump (+40°) and frequency step change (+5 Hz) simulations. As depicted in Figure 17 , the model can precisely predict the transient response of the proposed PLL. For brevity, the assessment of the proposed method with DC rejection capability is not presented. procedure is similar to the design guidelines mentioned above. For the sake of brevity, it is not presented here. According to Figure 15 , k can be chosen to be 76. 5 . The corresponding open-loop bode diagram is depicted in Figure 16 . DC component (50 Hz component in dq-frame) is removed by the proposed method. The phase margin is 31 degrees at 32.5 Hz, which illustrates that the system is stable. Compared with QT1-PLL, the bandwidth is bigger. 
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To assess the accuracy of the small-signal model, a simulation is carried out under phase jump (+40 • ) and frequency step change (+5 Hz) simulations. As depicted in Figure 17 , the model can precisely predict the transient response of the proposed PLL. For brevity, the assessment of the proposed method with DC rejection capability is not presented. 
Digital Implementation
The proposed PLL is designed in the continuous-time domain. However, a discrete-time realization is required in practice. The main difference between the proposed method and QT1-PLL is ANFs. To discretize ANFs, Back Euler method is used to approximate the integrals in ANF as follow,
(10) Figure 18 shows the discrete-time realization of ANF. It can be observed that ANF requires five multipliers, three adders, two subtractors and two stored samples. To assess the computational burden, Table 3 lists the math operator required in the hybrid filtering stage. Although the proposed PLL require a little more math operation, it takes much less storage space than QT1-PLL. The impact of frequency variation of MAF is another thing need to be noticed. If the grid frequency drifts away from its nominal value, MAF with a fixed window length cannot completely remove harmonics. Hence, MAFs are frequency-adaptive in the proposed PLL. They can change their window length based on the online estimation of grid frequency. Several methods can be implemented to realize a frequency-adaptive MAF. A simplest form to adjust the window length of MAF is to round-down or round-up Tω/Ts to the nearest integer. However, this method introduces 
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(10) Figure 18 shows the discrete-time realization of ANF. It can be observed that ANF requires five multipliers, three adders, two subtractors and two stored samples. To assess the computational burden, Table 3 lists the math operator required in the hybrid filtering stage. Although the proposed PLL require a little more math operation, it takes much less storage space than QT1-PLL. The impact of frequency variation of MAF is another thing need to be noticed. If the grid frequency drifts away from its nominal value, MAF with a fixed window length cannot completely remove harmonics. Hence, MAFs are frequency-adaptive in the proposed PLL. They can change their window length based on the online estimation of grid frequency. Several methods can be implemented to realize a frequency-adaptive MAF. A simplest form to adjust the window length of MAF is to round-down or round-up Tω/Ts to the nearest integer. However, this method introduces The impact of frequency variation of MAF is another thing need to be noticed. If the grid frequency drifts away from its nominal value, MAF with a fixed window length cannot completely remove harmonics. Hence, MAFs are frequency-adaptive in the proposed PLL. They can change their window length based on the online estimation of grid frequency. Several methods can be implemented to realize a frequency-adaptive MAF. A simplest form to adjust the window length of MAF is to round-down or round-up T ω /T s to the nearest integer. However, this method introduces discretization error. To reduce this error, linear interpolation method is used in this paper, which increases computational burden.
MAFs used in QT1-PLL, DMAF-PLL are also adaptive in this paper. The detailed linear interpolation method and frequency MAF implementation can be found in References [20, 28] . Figure 19 illustrates the discretization effect of the proposed PLL in simulation. The sample time used in discretization is 10 kHz. As depicted in Figure 19 , the dynamic behaviors in continuous domain and discrete domain are almost same.
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Experimental Results
To validate performance, experimental results are provided and analyzed here. The proposed PLL is realized in a digital signal processor. The sampling frequency is 10 kHz. A programmable arbitrary waveform generator, which is built by PC and acquisition board, is utilized to obtain 50 Hz three-phase voltages signals. DSP board exports the estimated frequency and phase-error through DA conversion circuit. All waveforms are captured by oscilloscope. Figure 20 shows the experimental setup. For comparison, several advanced PLLs are also implemented in the experiments. QT1-PLL [14] and Novel Type-1 PLL (NT1-PLL) [22] are carried out since they both have quasi-type-1 structure. DMAF-PLL [11] , MCCF-PLLPID [29] , MCCF-PLLPI [8] are implemented since their filtering stages are also hybrid. These PLLs were proposed in recent three years. Their parameters used in experiment can be found in the literature mentioned above. 
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To validate performance, experimental results are provided and analyzed here. The proposed PLL is realized in a digital signal processor. The sampling frequency is 10 kHz. A programmable arbitrary waveform generator, which is built by PC and acquisition board, is utilized to obtain 50 Hz three-phase voltages signals. DSP board exports the estimated frequency and phase-error through DA conversion circuit. All waveforms are captured by oscilloscope. Figure 20 shows the experimental setup. For comparison, several advanced PLLs are also implemented in the experiments. QT1-PLL [14] and Novel Type-1 PLL (NT1-PLL) [22] are carried out since they both have quasi-type-1 structure. DMAF-PLL [11] , MCCF-PLLPID [29] , MCCF-PLLPI [8] are implemented since their filtering stages are also hybrid. These PLLs were proposed in recent three years. Their parameters used in experiment can be found in the literature mentioned above. For comparison, several advanced PLLs are also implemented in the experiments. QT1-PLL [14] and Novel Type-1 PLL (NT1-PLL) [22] are carried out since they both have quasi-type-1 structure. DMAF-PLL [11] , MCCF-PLL PID [29] , MCCF-PLL PI [8] are implemented since their filtering stages are also hybrid. These PLLs were proposed in recent three years. Their parameters used in experiment can be found in the literature mentioned above.
Phase Jump
All PLLs are examined under a +40 • phase jump voltages condition. Observing the waveforms in Figure 21 , the settling time of the proposed PLL is shortest. Its 2% settling time is about 0.9 grid period. NT1-PLL and DMAF-PLL also provide satisfactory dynamic performance. However, an over 30 Hz overshoot occurs in the estimated frequency of DMAF-PLL. It may violate some restriction in some grid standard [30] . Unexpected tripping operation may be triggered [31] . The settling time of other three PLLs is almost 35 ms. According to the requirement in transient response mentioned in many grid standard [6, 7, 12, 13] , the estimation of voltage parameters need to be finished within 25 ms. Hence, QT1-PLL, MCCF-PLL PID , MCCF-PLL PI are not eligible under such condition.
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Step Change Figure 22 illustrates the waveforms under a frequency step change grid condition. As shown, the proposed PLL and NT1-PLL track the grid frequency in 14 ms and 17 ms, respectively. Furthermore, within 15 ms, the phase-error of the suggested PLL converges to zero. The frequency tracking transient response of QT1-PLL and DMAF-PLL are also acceptable. But, the settling time of MCCF-PLLPID, MCCF-PLLPI is over 30 ms, which cannot meet the requirement of the grid code. On the other hand, DMAF-PLL, MCCF-PLLPID, MCCF-PLLPI have over +1.5 Hz peak frequency deviation. On the contrary, other three PLLs have no frequency overshoot. 
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Phase Jump
Frequency
Frequency Ramp Change
To evaluate the effectiveness during frequency ramp change, voltage frequency is increased from 50 Hz to 55 Hz in 50 ms. The ramp rising rate is +100 Hz/s. As depicted in Figure 23 , during the transient behavior, the suggested PLL has minimum phase-tracking error of 0.7°. The phase-error of NT1-PLL is 0.8°, which is also a small error. Compared with these two PLLs, the phase-errors of other PLLs are relatively large. 
Voltage Sag
A test case when three-phase voltages undergo a voltage sag is also carried out. The waveforms are shown in Figure 24 . Owing to the utilization of arc tangent operation, the output of PLL cannot be influenced by voltage amplitude. Hence, the performance of the proposed PLL, NT1-PLL and QT1-PLL are not deteriorated. Similar to the result under phase jump condition, DMAF-PLL also has undesired +13 Hz overshoot in estimated frequency under voltage sag condition. 
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Voltage Sag
Distorted Grid Voltages
To examine the filtering capability, an experiment under distorted grid voltage condition is implemented. To validate the filtering capability under different grid frequency, the grid voltage undergoes a +5 Hz frequency jump. Table 4 lists the parameters of grid voltages. The experimental waveforms are depicted in Figure 25 . 
Voltages with DC Offset
To validate the dc rejection capability when grid voltages are polluted by dc offset, 0.2 p.u., 0.1 p.u. and −0.2 p.u. DC components are suddenly injected to the phases A, B and C, respectively. Since NT1-PLL, MCCF-PLLPID and MCCF-PLLPI did not consider DC offset in their design procedure, only DMAF-PLL and QT1-PLL are implemented for comparison. The DC elimination structure and corresponding parameters of DMAF-PLL can be found in Reference [11] . To eliminate the DC component, Tω of MAF and k used in QT1-PLL are selected to be 0.02 s and 50 in Reference [21] , respectively. Figure 26 shows the performance of DMAF-PLL, QT1-PLL and the proposed PLL. When DC offsets are suddenly injected into grid voltages, tracking errors occur in both estimated frequency and phase error. According to existing grid code [6, 7, 12, 13] , 0.2 Hz frequency deviation is selected as the criterion to define settling time. Compared with other two PLLs, the proposed PLL has a shorter settling time when DC offsets are suddenly injected into grid voltage. Table 5 lists all the experimental results. A comprehensive assessment from different perspective is given in this section. 
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To validate the dc rejection capability when grid voltages are polluted by dc offset, 0.2 p.u., 0.1 p.u. and −0.2 p.u. DC components are suddenly injected to the phases A, B and C, respectively. Since NT1-PLL, MCCF-PLLPID and MCCF-PLLPI did not consider DC offset in their design procedure, only DMAF-PLL and QT1-PLL are implemented for comparison. The DC elimination structure and corresponding parameters of DMAF-PLL can be found in Reference [11] . To eliminate the DC component, Tω of MAF and k used in QT1-PLL are selected to be 0.02 s and 50 in Reference [21] , respectively. Figure 26 shows the performance of DMAF-PLL, QT1-PLL and the proposed PLL. When DC offsets are suddenly injected into grid voltages, tracking errors occur in both estimated frequency and phase error. According to existing grid code [6, 7, 12, 13] , 0.2 Hz frequency deviation is selected as the criterion to define settling time. Compared with other two PLLs, the proposed PLL has a shorter settling time when DC offsets are suddenly injected into grid voltage. Table 5 lists all the experimental results. A comprehensive assessment from different perspective is given in this section. Table 5 lists all the experimental results. A comprehensive assessment from different perspective is given in this section. With a smaller T ω in the hybrid filter, the transient response of the proposed PLL is satisfactory. It provides fastest transient response in every test cases. Its filtering stage can eliminate disturbances completely. The dynamic behavior is not affected by voltage sag. In addition, its peak frequency deviation under +40 • phase jump is also small. NT1-PLL also provides a fast transient response. Voltage sag also cannot degrade its phase tracking performance. However, a major drawback is that it cannot completely eliminate disturbance. The peak-to-peak phase error of NT1-PLL is biggest. Another imperfection is that NT1-PLL in Reference [22] did not consider DC offset injection condition.
Summary
Compared with the proposed PLL and NT1-PLL, the transient behavior of DMAF-PLL is longer. Moreover, its frequency deviation during phase jump is large, which is a real risk to be considered in practical application. This undesired behavior may arise from its differential operation.
The peak deviation of QT1-PLL is the smallest. As same as the proposed PLL and NT1-PLL, its performance has no impact of voltage sag. But, the dynamic behavior is comparatively slow. MCCF-PLL PID and MCCF-PLL PI cannot provide satisfactory performance in dynamic behavior and filtering capability, which is not suitable for grid-connected applications.
Conclusions
A new PLL leveraging the hybrid cascaded filtering is proposed in this paper. Through incorporating well-designed notch filters into the filtering stage of QT1-PLL in cascaded way, the window length of MAF is reduced and the dynamic performance is significantly improved. Theoretical analysis and bode diagram demonstrates that new PLL provides a much better dynamic performance and filtering capability, while the stability margin is still sufficient. Moreover, it is insensitive to the change of voltage amplitude. The experimental comparisons with the state-of-the-art advanced PLL designs clearly confirm its effectiveness. 
